# YAMAHA L 5 I



# **YMF262**

OPL

FM Operator Type L3 (OPL3)

#### OVERVIEW

The YMF262 (OPL3) was developed as a sound source LSI for computer and game equipment. The YMF262 contains an FM sound source which may be controlled by software. In addition, five different rhythm sounds (bass drum, snare drum, tom tom, top cymbal and hi hat cymbal) are available. The YMF262 is register compatible with the YM3812 (OPL2), with twice the number of signal sources, four new operator modes, selectable waveform and 4 channel output.

#### FEATURES

- Registers are compatible with YM3812 (OPL2) FM sound source.
- Up to six sounds can be used as four-operator melody sounds for variety.
- 18 simultaneous melody sounds, or 15 melody sounds with five rhythm sounds (with two operators).
- Six four-operator melody sounds and six two-operator melody sounds, or six four-operator melody sounds, three two-operator melody sounds and five rhythm sounds (with four operators).
- Eight selectable waveforms.
- 4-channel sound output.
- YMF262 compatible DAC (YAC512) is available.
- LFO for vibrato and tremolo effects.
- Two programmable timers.
- Shorter register access time compared with YM3812.
- 5V single supply silicon gate CMOS process.
- 24 Pin SOP Package (YMF262-M), 48 Pin SQFP Package (YMF262-S).


**OPL™** is a trade mark of YAMAHA Corporation which represents a full register compatibility with YAMAHA YM3812 (OPL2).

YAMAHA CORPORATION


YMF262 CATALOG CATALOG No. : 4MF262A6

1994.11


#### ■ BLOCK DIAGRAM



#### ■ PIN OUT DIAGRAM of YMF262-M



#### • YMF262-S



# ■ PIN CONFIGURATION

N	0.	I/O	Dia mana		
24SOP	48SQFP	1/0	Pin name	F	unction
1	45	-	V <sub>DD</sub>	+5V supply	
2	46	OD	/IRQ	Timer interrupt request	
3	48	I+	/IC	Initial clear	
4	1	I	A0	CPU interface	Address select input
5	3	I	A1	CPU interface	Address select input
6	4	I	/WR	CPU interface	Write enable input
7	9	I	/RD	CPU interface	Read enable input
8	11	I+	/CS	CPU interface	Chip select input
9	12	О	TEST	LSI test pin (normally NC)	
10	13	I/O	D0	CPU interface	Data bus (LSB)
11	15	I/O	DI	CPU interface	Data bus
12	16		Vss	Ground	
13	21	I/O	D2	CPU interface	Data bus
14	22	I/O	D3	CPU interface	Data bus
15	24	I/O	D4	CPU interface	Data bus
16	25	I/O	D5	CPU interface	Data bus
17	26	I/O	D6	CPU interface	Data bus
18	28	I/O	D7	CPU interface	Data bus (MSB)
19	33	О	SMPBD	DAC interface	B and D channel sample/hold
20	35	О	SMPAC	DAC interface	A and C channel sample/hold
21	36	О	DOAB	DAC interface	A and B channel serial data output
22	37	О	DOCD	DAC interface	C and D channel serial data output
23	39	О	øSY	DAC interface	Data latch signal
24	41	I	øM	Master clock input (14.32 MHz)	

Note : OD is open drain output pin. I+is pull up input pin.

#### **■ FUNCTIONS**

#### 1. Master Clock

 $\phi \mathbf{M}$ 

All operations in the LSI are controlled by the 14.32 MHz master clock signal applied to the  $\phi M$  pin.

# 2. CPU Interface /CS, /RD, /WR, A0, A1, D0-D7

Sound generation is controlled by writing data in these registers. Writing data to a register or reading the status from a register is accomplished through an 8 bit parallel CPU interface signal. D0-D7 are a bidirectional data bus, and /CS, /RD, /WR, A0, and A1 are data bus control signals.

The data bus is controlled as follows:

/CS	/RD	/WR	A0	A1	CPU Access Mode
Н	X	X	X	X	Inactive mode
L	H	L	L	L/H	Address write mode
L	H	L	H	X	Data write mode
L	L	H	L	L	Status read mode

X: Don't care

Note: Operation in states other than those listed above is not guaranteed.

#### (a) Inactive mode

When /CS='H', the data bus D0-D7 are in a high impedance state.

#### (b) Address write mode

This mode is used to specify the write address. For register array 0, A1 = L. For register array 1, A1 = H. The address of the data should be output on the data bus. After this cycle, data may be written in data write mode after a minimum of 32 master clock cycles.

#### (c) Data write mode


Write data at the address specified previously. The data to be written should be output on the data bus. A wait of at least 32 master clock cycles is required before the next address write or data write.

#### (d) Status read mode


Read the status of the LSI. The status is output on the data bus.

#### 3. DAC Interface DOAB, DOCD, $\phi$ SY, SMPAC, SMPBD

YMF262 generates 4 channel sounds, which are output from DOAB and DOCD. Data streams of A and B channel are output from pin DOAB and data streams of C and D channel are output from pin DOCD. These sound data are transmitted as 16-bit offset serial binary data stream. These data streams are designed as input to the YAC512 D/A converter. The YMF262's sampling frequency is 49.7 kHz. As part of the YMF262/YAC512 interface, the YMF262 outputs three timing signals ( $\phi$ SY, SMPBD, SMPAC). Fig 1 shows these timing. In this case, please take care that the assignment of YAC512 audio output channel is changed according to connection of sample/hold signal (See Exsample).




#### Example 1



Matrix table of YMF262 register and YAC512 output channel

	DOAB	(DAC 1)	DOCD (	DAC 2)
	CH1	CH2	CH1	CH2
CHA		0		
CHB	0			
CHC				0
CHD			0	

#### Example 2



Matrix table of YMF262 register and YAC512 output channel

	DOAB	(DAC 1)	DOCD	(DAC 2)
	CH1	CH2	CH1	CH2
CHA	0			
СНВ		0		
CHC			0	
CHD				0

# ■ REGISTER MAP

ADDR		REGI	STE	R ARI	RAY 0	(A 1	= 'L'	)		REGI	STE	R ARI	RAY 1	(A 1	= 'H'	)
(HEX)	D 7	D 6	D 5	D 4	D 3	D 2	D 1	D 0	D 7	D 6	D 5	D 4	D 3	D 2	D 1	D 0
\$ 0 1				LSI	TEST								LSI	TEST	Γ	
\$ 0 2				TIM	ER 1											
\$ 0 3				TIM	ER 2											
\$ 0 4	RST	MT1	MT2				ST2	ST1				CON	NECT	ΓΙΟΝ	SEL	T
\$ 0 5																NEW
\$ 0 8		NTS														
\$ 2 0 : \$ 3 5	AM	VIB	EGT	KSR		MU	JLT		AM	VIB	EGT	KSR		MU	JLT	1
\$ 4 0 : \$ 5 5	KS	SL			Т	L	1	1 .	K	SL			Т	L	1	
\$ 6 0 : \$ 7 5		A	R			D	R			A	R			D	)R	
\$ 8 0 : \$ 9 5		S	L			R	R	1		S	L			R	R R	
\$ A 0 : \$ A 8			F	NUMI	BER(	L)					F	NUMI	BER()	L)		
\$ B 0 : \$ B 8			KON	В	LOCI	K	FNU	M(H)			KON	Е	BLOCE	ζ	FNU	M(H)
\$ B D	DAM	DVB	RYT	BD	SD	TOM	ТС	НН								
\$ C 0 : \$ C 8	CHD	СНС	СНВ	СНА		FB		CNT	CHD	СНС	СНВ	СНА		FB		CNT
\$ E 0 : \$ F 5							WS								WS	

Note: All registers are cleared at reset.

# ■ FM SIGNAL SOURCE ORGANIZATION

ВО

CO

channel (four-operator,

A1 = 'H'

B 1

C 1

B 2

C 2

Channel signal (two-operator)		1		2		3		4		5		6	1	7 Y T		8 Y T		9 YT
Channel signal (four-operator)	1		2		3			1		2		3						
Slot 1 signal	1		2		3		7		8		9		13		14		15	
Slot 2 signal		4		5		6		10		11		12		16		17		18
Register settings for the slot (A1='L')	20	23	21	24	22	25	28	2 B	29	2 C	2 A	2 D	30	33	31	34	32	35
	4 0	43	41	4 4	42	4 5	4 8	4 B	49	4 C	4 A	4 D	50	53	51	54	52	5 5
	60	63	61	64	62	65	68	6 B	69	6 C	6 A	6 D	70	73	71	74	72	75
	80	83	81	84	82	85	88	8 B	89	8 C	8 A	8 D	90	93	91	94	92	95
	ΕO	E 3	E 1	E 4	E 2	E 5	E 8	ЕВ	E 9	E C	ΕA	E D	F0	F 3	F 1	F 4	F 2	F 5
Register settings for channel (two-operator, A1='L')	В	0 0 0	В	1 1 1	В	2 2 2	A B C	3	A B C	4	A B C	5	A B C	6	В	7	A B C	
Register settings for channel (four-operator, A1='L')	A B C	0	В	1 1 1	В	2 2 2	С	3	С	4	С	5						
Channel signal (two-operator)	1	0	1	1	1	2	1	3	1	4	1	5	1	6	1	7	1	8
Channel signal	4		5		6					_		C		$\overline{/}$		7		
(four-operator)	4							4		5		6						
	19		20		21		25	4	26	Э	27	ь	31		32		33	
(four-operator)		22		23	21	24	25	28	26	29	27	30	31	34	32	35	33	36
(four-operator)  Slot 1 signal  Slot 2 signal  Register settings					21		25	28	26	29	27 2A	30	31		32		33	
(four-operator)  Slot 1 signal  Slot 2 signal	19	23	20	24		25		28 2B		29 2C		30 2D		33		34		35
(four-operator)  Slot 1 signal  Slot 2 signal  Register settings	19	23	20	24	22	25 45	28	28	29	29 2C 4C	2 A	30	30		31		3 2	3 5 5 5
(four-operator)  Slot 1 signal  Slot 2 signal  Register settings	19	23	20 21 41	24	2242	25	28	28 2B	29	29 2C	2 A 4 A	30 2D	30	33	31 51	34	32	35
(four-operator)  Slot 1 signal  Slot 2 signal  Register settings	19 20 40 60	23 43 63 83	20 21 41 61	24 44 64 84	224262	25 45 65 85	28 48 68	28 2B 4B 6B	2 9 4 9 6 9	29 2C 4C 6C	2 A 4 A 6 A	30 2D 4D 6D 8D	30 50 70	33 53 73 93	31 51 71	34	3 2 5 2 7 2	35 55 75 95
(four-operator)  Slot 1 signal  Slot 2 signal  Register settings for the slot (A1='H')	19 20 40 60 80	23 43 63	20 21 41 61 81	24 44 64	22 42 62 82	25 45 65	28 48 68 88	28 2B 4B 6B	29 49 69 89	29 2C 4C 6C	2 A 4 A 6 A 8 A	30 2D 4D 6D	30 50 70 90	33 53 73	31 51 71 91	34 54 74	3 2 5 2 7 2 9 2	35 55 75
(four-operator)  Slot 1 signal  Slot 2 signal  Register settings	19 20 40 60 80	23 43 63 83 E3	20 21 41 61 81	24 44 64 84 E4	22 42 62 82	25 45 65 85 E5	28 48 68 88	28 2B 4B 6B 8B EB	29 49 69 89	29 2C 4C 6C 8C EC	2 A 4 A 6 A 8 A	30 2D 4D 6D 8D ED	30 50 70 90	33 53 73 93 F3 66	31 51 71 91	34 54 74 94 F4	3 2 5 2 7 2 9 2	35 55 75 95 F5 8

#### REGISTERS

#### (1) Description

#### TIMER 1: Timer 1 preset value

Timer 1 is an 8 bit preset counter. This counter is every  $80\mu S$ , and /IRQ is generated when the counter overflows. TIMER 1 is the preset value. When overflow occurs, this value is automatically re-loaded into the counter. The time until /IRQ is generated (tov) is calculated as follows:

```
tov[ms] = (255-N1)*0.08 \\ N1 = D7*2^7 + D6*2^6 + D5*2^5 + D4*2^4 + D3*2^3 + D2*2^2 + D1*2 + D0
```

#### TIMER 2: Timer 2 preset value

Timer 2 is an 8 bit preset counter. This counter is every  $320\mu S$ , and /IRQ is generated when the counter overflows. TIMER 2 is the preset value. When overflow occurs, this value is automatically re-loaded into the counter. The time until /IRQ is generated (tov) is calculated as follows:

```
tov[ms] = (255-N1)*0.32 \\ N1 = D7*2^7 + D6*2^6 + D5*2^5 + D4*2^4 + D3*2^3 + D2*2^2 + D1*2 + D0
```

#### RST (IRQ RESET): /IRQ reset

Reset the /IRQ signal generated by timers 1 and 2. RST='1' sets /IRQ='H'.

#### MT1 (MASK TIMER1): Timer 1 mask

If MT1='1', /IRQ is not generated when timer 1 overflows.

#### MT2 (MASK TIMER2): Timer 2 mask

If MT2='1', /IRQ is not generated when timer 2 overflows.

#### ST1 (START TIMER1): Timer 1 control

When ST1='1', timer 1 loads the preset value and starts counting. If ST1='0', timer 1 is stopped.

#### ST2 (START TIMER2): Timer 2 control

When ST2='1', timer 2 loads the preset value and starts counting. If ST2='0', timer 2 is stopped.

#### NTS (NOTE SEL): Keyboard split selection

Selects the keyboard split method to determine the key scale number.

#### When NTS=0

BLOCK Data	(	)	]	l	2	2	3	3	4	1	5	5	6	3	7	7
F-NUMBER MSB	*	k	,	k	3	k	3	k	k	k	*	k	*	k	*	ķ
F-NUMBER 2nd	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1
Key scale No.	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15

#### When NTS=1

BLOCK Data	(	)	]	L	2	2	:	3	4	1		5	(	3		7
F-NUMBER MSB	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1
F-NUMBER 2nd	*	*	*	*	*	*	*	*	*	*	*	*	*	*	*	*
Key scale No.	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15

\*: Don't care

# AM (AMPLITUDE MODULATION): Tremolo on/off


Turns tremolo on for the corresponding slot when AM='1'. The repetition rate is 3.7 Hz, and the depth is controlled by DAM.

#### VIB (VIBRATO): Vibrato on/off

Turns vibrato on for the corresponding slot when VIB='1'. The repetition rate is 6.1 Hz and the depth is controlled by DVB.

# EGT (ENVELOPE TYPE): Select sustain/decay

EGT='1' selects sustained sound, and maintains the SUSTAIN LEVEL while KON is 1. EGT='0' selects decay, and the RELEASE RATE takes effect even if KON is maintained at 1.



# KSR (KEY SCALE RATE): Select key scale RATE

With normal musical instruments, the attack/decay rate becomes faster as the pitch increases. The key scale RATE controls simulation of this effect. An offset is added to the individual ATTACK, DECAY and RELEASE rates as follows:

Actual rate=Rate value\*4+Rof

If rate value=0, actual rate =0.

Rof is set as follows depending on the KSR setting:

Key scal	le No.	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
Rof	KSR=0	0	0	0	0	1	1	1	1	2	2	2	2	3	3	3	3
1001	KSR=1	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15

#### MULT (MULTIPLE): Frequency data multiplier

Sets the multiplier for the frequency data specified by BLOCK and F-NUMBER. This multiplier is applied to the FM carrier and modulation frequencies.

MULT	0	1	2	3	4	5	6	7	8	9	A	В	С	D	Е	F
Multiplier	1/2	1	2	3	4	5	6	7	8	9	10	10	12	12	15	15

# KSL (KEY SCALE LEVEL): Key scale level selection

With musical instruments, volume decreases as pitch increases. LEVEL key scale values are used to simulate this effect:

KSL	0	2	1	3
Attenuation	0	1.5dB/oct	3dB/oct	6dB/oct

# TL (TOTAL LEVEL): Modulation, volume setting

Attenuation is performed according to the envelope generator output. The modulation or volume is controlled.

Attenuation=24\*D5+12\*D4+6\*D3+3\*D2+1.5\*D1+0.75\*D0 (dB)

AR (ATTACK RATE): Attack rate setting

Attack rate= $2^{3}D7+2^{2}D6+2^{2}D5+D4$ 

DR (DECAY RATE): Decay rate setting

Decay rate= $2^{3}D_3+2^{2}D_2+2^{2}D_1+D_0$ 

#### SL (SUSTAIN LEVEL): Sustained level setting

Sustain level=24\*D7+12\*D6+6\*D5+3\*D4

When D7=D6=D5=D4=1, level=93dB

#### RR (RELEASE RATE): Release rate setting

Release rate= $2^{3}D3+2^{2}D2+2D1+D0$ 

# FNUM (F-NUMBER): Scale data within the octave

Gives pitch data along with BLOCK data.

 $F-NUMBER=f*2^{19}/fs/2^{BLOCK-1}$ 

(f: frequency; fs: sampling frequency; fs=fM/288)

#### KON (KEY-ON): /Sound generation ON/OFF

If KON='1', the channel generates sound.

#### BLOCK: Octave data

Generates octave data with F-NUMBER data.

# DAM (AMPLITUDE MODULATION DEPTH): Select amplitude modulation depth

When DAM='1', 4.8dB. When DAM='0', 1dB.

# DVB (VIBRATO DEPTH): Select vibrato depth

When DVB='1', 14 percent. When DVB='0', 7 percent.

# RYT (RHYTHM MODE): Select rhythm sound mode

Channels 7-9 are used for rhythm sounds when RYT='1'.

# $\frac{\mathrm{BD}\,(\mathrm{BASS\,DRUM}),\mathrm{SD}\,(\mathrm{SNARE\,DRUM}),\mathrm{TOM}\,(\mathrm{TOM\,TOM}),\mathrm{TC}\,(\mathrm{TOP\,CYMBAL}),\mathrm{HH}\,(\mathrm{HI\text{-}HAT}):}{\mathrm{ON/OFF}}$

Sound output on/off switch for each sound. When any of these is set to 1, the corresponding sound is generated.

Rhythm Sound	Slot Used
BASS DRUM	13, 16
SNARE DRUM	17
TOM TOM	15
TOP-CYMBAL	18
HI-HAT	14

#### FB (FEED BACK): Modulation depth for slot 1 FM feed back

FB	0	1	2	3	4	5	6	7
Modulation	0	$\pi/16$	$\pi/8$	$\pi/4$	$\pi/2$	$\pi$	$2\pi$	$4\pi$

#### NEW: OPL3/OPL2 Operation selection

If NEW='1', OPL3 operation is selected and data is written when A1='H'. To use OPL3 functions, write NEW='1' during initialization.

#### CNT (CONNECTION): Operator connection

Two-operator mode uses the following connection:

$$CNT = '0'$$

$$CNT = '1'$$


$$P \downarrow \qquad OP \downarrow$$

In four-operator mode, both CNT bits are used to specify the connection:


Channel No. (four-operator)	1	2	3	4	5	6
CNT Address	C0, C3	C1, C4	C2, C5	C0, C3	C1, C4	C2, C5
A1	'L'				'H'	

The connection is as follows:


 $CNT(C_n) = '0', CNT(C_n+3) = '0'$ 




 $CNT(C_n) = '0', CNT(C_n+3) = '1'$ 



 $CNT(C_n) = '1', CNT(C_n + 3) = '0'$ 




 $CNT(C_n) = '1', CNT(C_n+3) = '1'$ 



#### WS (WAVE SELECT): Select waveform

Select the waveform used for carrier and modulation.



# CHA (CHANNEL A), CHB (CHANNEL B), CHC (CHANNEL C), CHD (CHANNEL D): Select output

When any of these bits is set to 1, data is output to the corresponding channel. CHA and CHB are output from the DOAB pin, and CHC and CHD are output from the DOCD pin.

#### CONNECTION SEL: Four-operator mode

CONNECTION SEL	D5	D4	D3	D2	D1	D0
Four-operator channel	6	5	4	3	2	1
Two-operator channels used	12, 15	11, 14	10, 13	3, 6	2, 5	1,4

#### (2) Status

Bit	D7	D6	D5	D4	D3	D2	D1	D0
Status	IRQ	FT1	FT2					

#### FT1 (FLAG TIMER1): Timer 1 overflow flag

This flag is set to 1 when timer 1 overflow occurs.

This flag is not reset unless RST is written.

# FT2 (FLAG TIMER2): Timer 2 overflow flag

This flag is set to 1 when timer 2 overflow occurs.

This flag is not reset unless RST is written.

# IRQ (INTERRUPT REQUEST): Interrupt request

Set to 1 if FT1 or FT2 is set. This flag is not reset unless RST is written.

# ■ YMF262 ELECTRICAL CHARACTERISTICS

#### 1. Absolute Maximum Ratings

Item	Symbol	Rating	Unit
Power supply voltage	VDD	-0.3~7.0	V
Input voltage	Vı	$-0.3 \sim V_{DD} + 0.5$	V
Operating temperature	Top	0~70	°C
Storage temperature	Tstg	− 50 ~ 125	°C

#### 2. Recommended Operating Conditions

Item	Symbol	Minimum	Typical	Maximum	Unit
Power supply voltage	$V_{\mathrm{DD}}$	4.75	5.00	5.25	V
Operating temperature	$T_{op}$	0	25	70	$^{\circ}\mathrm{C}$

#### 3. DC Chateristics (Conditions; $Ta=0 \sim 70^{\circ}C$ , $VDD=5.0 \pm 0.25 \text{ V}$ )

Item	Symbol	Conditions	Min.	Typ.	Max.	Unit
Power consumption	PD	VDD=5.0V			50	mW
		$f_M=14.32MHz$				
Input highlevel voltage 1	VIH1	*1	2.2			V
Input lowlevel voltage 2	VIL1	*1			0.8	V
Input highlevel voltage 2	VIH2	*2	3.5			V
Input lowlevel voltage 2	VIL2	*2			1.0	V
Input leakage current	ILI	$V_I = 0 \sim 5V, *3$	-10		10	$\mu A$
Input capacity	Cı				10	pF
Output highlevel voltage	Vон	$IOH = -80\mu A$	VDD -1.0			V
Output lowlevel voltage	Vol	IOL=2.0mA			0.4	V
Output capacity	Co				10	pF
Output leakage current	ILO	$V_I = 0 \sim 5V, *4$	-10		10	μΑ
Pull up registance	Ru		80		400	$\mathbf{k}\Omega$

Note) \*1: Applied to /WR, /RD, /CS, A0, A1, D0  $\sim$  D7 (when used as input pins)

<sup>\*2:</sup> Applied to  $\phi$ M, /IC

<sup>\*3:</sup> Applied to  $\phi M$ , /WR, /RD, A0, A1, D0 ~ D7 (When used as input pins)

<sup>\*4:</sup> When  $D0 \sim D7$  are in high impedance

#### 4. AC Characteristics (Conditions; $Ta=0 \sim 70$ °C, $VDD=5.0 \pm 0.25$ V)

Item	Symbol	Figure	Min.	Тур.	Max.	Unit
Master clock frequency	fM	Fig A-1	10	14.32	16	MHz
Master clock duty	D		40	50	60	%
Reset pulse width	ticw	Fig A-2	400/fM			s
Address setup time	tas	Fig A-3, 4	10			ns
Address hold time	tah	Fig A-3, 4	10			ns
Chip select write width	tcsw	Fig A-3	100			ns
Chip select read width	tcsr	Fig A-4	150			ns
Write pulse width	tww	Fig A-3	100			ns
Write data setup time	twds	Fig A-3	10			ns
Write data hold time	$\mathbf{t}_{ ext{WDH}}$	Fig A-3	20			ns
Read pulse width	trw	Fig A-4	150			ns
Read data access time	tacc	Fig A-4			150	ns
Read data hold time	$\mathbf{t}_{ ext{RDH}}$	Fig A-4	10			ns

<sup>\*1:</sup> Master clock cycle

#### 5. Timing Diagram

# (1) Input clock timing




Fig A-1

# (2) Reset pulse






Fig A-2

#### (3) Address/Data write timing



Note: tcsw, tww, and twdh are based on either  $\overline{CS}$  or  $\overline{WR}$  being driven to high level.

#### (4) Status read timing




Note: tacc is based on whichever of  $\overline{CS}$  or  $\overline{RD}$  goes to the low level last.


tcsw, tww, and twdh are based on either  $\overline{CS}$  or  $\overline{WR}$  being driven to high level.

# ■ DIMENSIONS


#### • YMF262-M



#### • YMF262-S



The specifications of this product are subject to improvement changes without prior notice.



# YAMAHA CORPORATION

Address inquiries to:

Semi-conductor Sales Department

203, Matsunokijima, Toyooka-mura, Iwata-gun, Shizuoka-ken, 438-01 ■ Head Office

Electronic Equipment business section Fax. 0539-62-5054

Tel, 0539-62-4918 Fax. 0535 2-17-11, Takanawa, Minato-ku, Tokyo, 108 Tel. 03-5488-5431 Fax. 03-5 ■ Tokyo Office

Tel. 03-5488-5431 Fax. 03-5488-5088 3-12-9, Minami Senba, Chuo-ku,

■ Osaka Office Osaka City, Osaka, 542

Osaka City, Osaka, 7-2 Shinsaibashi Plaza Bldg. 4F Tel. 06-252-7980 Fax. 06-252-5615

■ U.S.A. Office

Tel. 06-252-7980 Fax. 06-252-5615 YAMAHA Systems Technology. 100 Century Center Court, San Jose, CA95112 Tel. 408-467-2300 Fax. 408-437-8791